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Abstract— Power consumption, off-chip memory bandwidth, chip area and Network on Chip (NoC) capacity are among main 
chip resources limiting the scalability of Chip Multiprocessors (CMP). A closed form analytical solution for optimizing the CMP 
cache hierarchy and optimally allocating area among hierarchy levels under such constrained resources is developed. The 
optimization framework is extended by incorporating the impact of data sharing on cache miss rate. An analytical model for 
cache access time as a function of cache size is proposed and verified using CACTI simulation.  
Index Terms — Chip Multiprocessor, Cache Hierarchy, Analytical Performance Models, Resource Allocation Optimization  
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1 INTRODUCTION
he advancement of CMP architectures has been very 
significant in recent years. Despite the progress of 
silicon technology, chip resources including power 
budget, off-chip memory bandwidth, chip area and NoC 
capacity remain limited  [10]. Partitioning of the chip real-
estate among various CMP components, most important-
ly between cores and cache, but also inside the cache, to 
maximize CMP performance under these constraints re-
mains a critical dilemma for the computer architect. In 
this work we focus on cache and propose the optimiza-
tion of the area allocation across hierarchy levels, under 
constrained power, off-chip memory bandwidth, chip 
area and NoC bandwidth. 
Area allocation among CMP components has been ex-
tensively studied. Alameldeen  [1] used analytical model-
ing to study the trade-off between the number of cores 
and cache size. Huh et al.  [8] studied area and perfor-
mance trade-offs. Oh et al.  [13] developed analytical mod-
els of various cache organizations. Cassidy and Andre-
ou  [2] introduced a closed form solution to optimally al-
locate constrained area between core and cache in a 
symmetric CMP. Krishna et al.  [3] researched the effects of 
data sharing in multithreaded applications on optimal 
area allocation between cores and cache. 
Those studies mainly focus on division of area re-
sources between cores and cache. In our work, we aspire 
to provide the architect with an analytical framework that 
yields the optimal hierarchy (the optimal number of pri-
vate and shared hierarchy levels) and the optimal area 
allocation among hierarchy levels. Since average memory 
access delay is an additive component of the overall CMP 
CPI  [3]  [13], our optimization results can be incorporated 
into a larger cores vs. cache optimization framework.  
Another aspect of our work is cache access time mod-
eling. Most existing studies assume that cache access time 
is known a priori and is constant, even though a very wide 
range of cache sizes is considered by the optimization 
process (for example, from 64KByte to 4MByte in  [2]). In 
this work we propose an analytical model for varying 
cache access time as a function of cache size (follow-
ing  [2], we use the terms cache area and cache size inter-
changeably). This approach, in conjunction with model-
ing NoC delay as function of cache size, leads to a more 
realistic cache access time model.  
In addition, we extend the optimization framework by 
modeling the effect of data sharing and remote data ac-
cess (i.e. access to the data originated and processed in 
other cores) on the miss rate of the private cache.  
The CACTI simulator  [12] provides the architect an ef-
ficient tool for cache access time and area estimation, in-
cluding bank, line and aspect ratio optimization. It does 
not suggest however the optimal cache hierarchy and/or 
area allocation among hierarchies. In order to find an ac-
ceptable (though potentially suboptimal) configuration, 
the architect may need many trial runs of CACTI. Our 
optimization framework can be incorporated into the 
CACTI simulator to offer an optimized cache hierarchy in 
addition to the optimized single-level cache organization.  
The rest of this paper is organized as follows. Section  2 
presents the analytical model for cache access time and its 
verification using CACTI simulations. Section  3 presents 
the optimization framework. Section  4 offers conclusions. 
2 ACCESS TIME AS A FUNCTION OF CACHE SIZE 
Exploring the circuit level cache model detailed in  [12] 
and  [14] while varying the Block Size, Associativity and 
Number of Sets, we find that the access time of the 
𝑖   level cache can be approximated by power-law model:    
  (  )    (
  
 ⁄ )
  (1) 
where    is the size of the 𝑖
   level cache and is equal to 
Block Size × Associativity × Number of Sets;   and   are 
the access time and the size of a baseline cache; the 𝛽 ex-
ponent is found by fitting the power law (1) curve to the 
cache access time data, either received by exploring cir-
cuit level models or generated by CACTI. It is mainly 
affected by the technology node, as shown in Fig. 1(a).   
Two models for the hit latency as a function of cache 
size are compared here: 𝐷  , based on (36) in  [2], assum-
ing constant access time    𝜒, is presented in (2) and our 
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model 𝐷   , using (1), is shown in (3): 
𝐷   (    )    (   √   ⁄⁄ )  𝜒 
(2) 
𝐷    (    )   (   √   ⁄⁄ )    (
  
 ⁄ )
  (3) 
where   is the miss rate of the 𝑖
   level cache and   is the 
miss rate of a baseline cache. In the constant access time 
model 𝐷  , the average memory delay is monotonically 
decreasing with the cache size (since miss rate decreases 
with cache size). In contrast, the 𝐷    model exhibits an 
interim minimum point and increasing the cache size be-
yond that point leads to longer average memory delay.  
Some previous studies lay out the framework for op-
timal area allocation between cores and cache. We find 
that the optimal design point is substantially different 
when cache access time is modeled as the function of 
cache size. This observation is reflected in Fig. 1(b), which 
presents the cache per core area (vs. the number of cores), 
optimized by the constant access time based model de-
veloped by Cassidy and Andreou (red chart), and com-
pared to empirical CMP data (scattered black dots)  [2]. 
Our model (based on (16) in Section  3 and shown as the 
blue chart) is similar to the Cassidy and Andreou model 
for smaller scale CMPs (up to 64 cores). For larger CMPs 
(80+ cores), Cassidy and Andreou model indicates that 
those CMPs are undercapitalized in terms of cache per 
core, while our model suggests that cache and core areas 
are balanced rather reasonably. 
The cache access times based on our power law model 
(1) vs. cache access time simulated for 45nm by CACTI 
6  [11] and for 25nm by 3D CACTI   [17] are shown in Fig. 
1(c) and (d). The charts demonstrate that the power-law 
(1) approximates CACTI simulations (and their underly-
ing circuit level models) over a wide range of cache sizes 
(from 4Kbytes to 16Mbytes) to within 5%. The constant 
cache access time assumption of  [2] is indicated as a hori-
zontal line in Fig. 1(c). 
 
Fig. 1. (a) Power law exponent 𝛽 vs. technology node; (b) Normalized 
Cache per Core Area vs. Number of Cores; (c) Cache access time vs. Cache 
size (CACTI 6); (d) Cache access time vs. Cache size (3D CACTI) 
3 OPTIMIZING CACHE HIERARCHY  
In this work, we focus on three typical cache configu-
rations: single private level, two-level (one private + one 
shared) and three level (two private + one shared) cache. 
The framework can be easily extended to any number of 
private, shared or hybrid levels. The access times of each 
private level 𝑖   ÷ 3 and each shared level 𝑗  2 ÷ 3  
are: 
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 (4) 
where   is the number of shared cache clients; NoC delay 
     is a sum of transfer delay   , blocking delay    and 
queuing (congestion) delay   . We adopt the analytical 
models of    and    proposed by  [15] and  [16];    and    
depend on a variety of parameters including the shared 
cache access rate 𝑀 , the network capacity, the number of 
cores etc.. Those parameters except for 𝑀  are not part of 
our optimization framework. Therefore we model both    
and    as function of 𝑀 , assuming the rest of parameters 
are constant. Transfer delay    is 𝑂(√ ), assuming 2-D 
mesh NoC  [7].   
The average memory delays 𝐷 , 𝐷   and 𝐷    for the 
above three configurations can be written as follows:    
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where 𝑀  is the rate of access to off-chip DRAM,    is the 
DRAM access penalty,    is the interconnect queuing 
delay,    is the data sharing factor  [3], and    is the com-
pulsory miss component, which reflects access to data 
originated in remote (rather than in local) core  [9];    
does not depend on the size of the local cache. DRAM 
interconnect queuing delay    can be presented as a func-
tion of the rate of access to off-chip DRAM 𝑀 , the off-
chip memory bandwidth, the number of cores etc.  [3]. 
Those parameters except for 𝑀  are not part of our opti-
mization framework. Hence we model    as a function of 
𝑀 , assuming the rest of the parameters are constant. 
Lastly, (6) and (7) assume inclusive cache and can be easi-
ly modified to support non-inclusive cache. 
The objective function representing the average 
memory delay, yielded by the best of three possible con-
figurations, under variety of constraint resources is ob-
tained using KKT multipliers similarly to  [4]:   
𝐷   𝑖 {𝐷   , 𝐷  , 𝐷 }  ∑   [  (  ,   ,   )    ] 
(8) 
  
where  () is the constraint function,   is the resource limit 
and   is the KKT multiplier.  
It has been suggested that the power consumption of 
cache scales as the square root of its area  [2], therefore the 
power constraint can be written as follows: 
  (  ,   ,   )  ∑ √
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where   is the power consumption of a baseline cache 
and      is the maximum power available to cache. Note, 
we do not consider the power consumption of the NoC 
since it is common to all three configurations. 
The way to restrict the off-chip memory traffic in our 
optimization framework is by limiting the rate of access 
to off-chip DRAM 𝑀 :   
  (  ,   ,   )  𝑀 (  ,   ,   )  𝑀     (10) 
where 𝑀     is the maximum off-chip DRAM band-
width. The area constraint can be presented as the sum of 
areas of all cache levels, as follows:  
  (  ,   ,   )  ∑  
 
   
      (11) 
where      is the maximum area available to cache. Fi-
nally, we can restrict the NoC traffic by limiting the rate 
of access to the shared cache 𝑀 :  
  (  ,   ,   )  𝑀 (  ,   ,   )  𝑀     (12) 
where 𝑀     is the maximum capacity of the NoC. The 
unconstrained objective function  𝑖  {𝐷   , 𝐷  , 𝐷 } can be 
presented in a differentiable form similarly to  [4]:  
 𝑖 {𝐷   , 𝐷  , 𝐷 }   𝑖 { 𝑖 {𝐷  , 𝐷 } , 𝐷   }
  𝐷    𝐷  (    )   
 𝐷   (    ) 
(13) 
where   is the step function: 
   {
 ,  𝐷  𝐷  
 ,  𝐷  𝐷  
}       {
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The partial derivatives of    and    with respect to    
are zero except for those   ,    and    where   ,    and 
their derivatives are not defined, that is, when any of the 
following equalities holds: 
𝐷  𝐷    𝐷  𝐷   ,   𝐷   𝐷    
(15) 
 
 However, these equality points are of no consequence 
for the optimization (since the decision there can go either 
way yielding the same delay), and therefore can be omit-
ted.  Consequently, substituting various constraint func-
tions (or their combinations) into (8) and differentiating 
the constrained objective function 𝐷 with respect to    
and   , we can find the optimal hierarchy and optimal 
area allocation:  
 𝜕𝐷 𝜕 𝑗
⁄   𝜕𝐷 𝜕 𝑗
⁄       ∀𝑗   ÷ 3,    (16) 
The system of equations (16) can be solved numerical-
ly, using assumptions similar to those used in  [3],  [9] 
and  [13] to find α, µ, ρ, τ,   ,   ,   ,   ,   ,   ,    and oth-
ers. We apply miss rate values obtained by  [3] using 
PARSEC  [5] and NAS  [6] benchmarks. The average 
memory delay vs. total cache area under constrained area 
budget, off-chip memory bandwidth, power budget and 
NoC capacity are shown in Fig. 2 (a), (b), (c) and (d) re-
spectively. The optimal area allocations per level present-
ed as fraction of total cache area vs. area budget under the 
same constraints are shown in Fig. 3 (a), (b), (c) and (d) 
respectively. Under constrained area budget, as more area 
is allocated to cache, the hierarchy deepens and the aver-
age memory delay decreases to reach the optimum point 
(marked by rhombus shapes for each configuration in Fig. 
2(a)); increasing area beyond that point leads to a longer 
memory delay, as discussed in Section  2. The entire area 
is initially allocated to   ; when area becomes sufficient 
for two-level configuration, it is divided between    and 
  , with    fraction decreasing and    growing with area; 
as area suffices for three-level configuration, it is divided 
among   ,    and   , with    fraction growing at the ex-
pense of    and   .    
To satisfy the off-chip memory bandwidth constraint, 
two-level hierarchy is a minimal requirement, so that 𝑀  
is sufficiently low; as area grows, three-level hierarchy 
becomes optimal at the area of ~40 (Fig. 2(b)); a single-
level cache becomes a viable although suboptimal solu-
tion at ~110 (Fig. 2(b)). Accordingly, the    area allocation 
is initially zero; as area grows sufficiently to enable two-
level (at ~20, Fig. 3(b)), and then three level (at ~35, Fig. 
3(b)) configurations, the allocation among levels contin-
ues similarly to the constrained area scenario.  
The constrained power case resembles the constrained 
area scenario for area below ~140 (Fig. 2(c)); as area 
grows beyond that point, the power budget becomes in-
sufficient for the three-level cache, so two-level hierarchy 
reverts to be optimal (at ~170, Fig. 2(c)); as area grows 
further and power budget remains limited, single level 
cache replaces the two-level configuration as the only 
viable solution (at ~240, Fig. 2(c)). The area allocation be-
low ~140 is similar to the constrained area scenario; when 
   is eliminated (at ~170, Fig. 3(c)), its area is divided be-
tween    and   ; as area continues to grow,    grows at 
the expense of   ; when    in turn is removed (at ~240, 
Fig. 3(c)), the entire area budget is allocated to   .  
Under the constrained NoC bandwidth, the single-
level cache provides the optimal solution when area is 
low, although certain minimal area (~30, Fig. 2(d)) is re-
quired to keep 𝑀  in check; as area grows, the optimality 
point skips the two-level hierarchy to shift directly to the 
three level configuration (at ~35, Fig. 2(d)); as area grows 
further, two-level cache becomes viable although subop-
timal (at ~70, Fig. 2(d)). Accordingly, the area budget is 
initially allocated to    (~30, Fig. 3(d)), and then (at ~35) is 
divided among all levels, to further behave similarly to 
the constrained area or off-chip bandwidth scenarios.   
4 CONCLUSIONS 
This paper describes a cache hierarchy optimization 
framework that finds an optimal cache hierarchy and al-
locates hardware resources among hierarchy levels. The 
algorithm relies on modeling the cache access time as a 
  
function of cache size. The proposed framework allows 
performance optimization under typical CMP restrictions: 
constrained power budget, limited off-chip memory 
bandwidth, constrained area and limited NoC capacity. 
 
Fig. 2. Average Memory Delay vs. Area under: (a) constrained area, (b) 
constrained off-chip B/W, (c) constrained power, (d) constrained NoC B/W. 
 
 
Fig. 3. Per-Level Fraction of Area vs. Area under; (a) constrained area, (b) 
constrained off-chip B/W, (c) constrained power, (d) constrained NoC B/W.   
The optimization is extended by incorporating the im-
pact of the data sharing on cache miss rate. We find that 
in power-constrained CMPs, area overcommitment shifts 
the optimal configuration from three levels back to two 
levels, and eventually back to a single level. In off-chip 
memory bandwidth-constrained CMPs, a single-level 
cache is not a practical solution hence a larger minimum 
area allocation is mandatory to support two- and three-
level hierarchies. These results are in line with the find-
ings of  [10]. In NoC capacity-constrained CMPs, single-
level might be preferable over two-level hierarchy; as area 
budget grows, the optimality point skips over two-level 
hierarchy directly to three-level configuration.  
In real life, cache performance is affected by a combi-
nation of constrained chip resources. When cache area 
budget is limited, off-chip memory bandwidth is the 
number one constraint: the elevated miss rate of the 
shared cache causes the off-chip memory traffic to intensi-
fy. As a result, the average memory delay is affected by 
longer DRAM queuing delays. When cache area budget is 
substantial, power consumption becomes the primary 
constraint as cache turns out to be too large to power. The 
imbalanced area allocation between private and shared 
levels may increase the miss rate of the private cache and 
as a result cause higher congestion in the NoC and longer 
average memory delay. 
We have provided the architect a practical analytical 
tool for cache hierarchy partitioning which leads to opti-
mal memory access delay under constrained resources. 
This framework can be extended in a number of ways, for 
example it can be incorporated into the CACTI simulator 
to offer an optimal cache hierarchy. 
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